

Eclipse M52

UniPro/UFS Protocol Analyzer/Exerciser



Key Features and Benefits

Analyzer

- Trace Validation™
 - Including Advanced Editors
- SmartTune™ Equalization
- Streaming Capture
- Advanced Triggering
- Multiple views Link widths x1-x2
 - UniPro and UFS Decoding
 - Simple and Advanced Triggering
 - Pre-Capture Filtering
 - UFS Data Truncation

Exerciser

- Host Emulation
- Full UniPro stack in HW Full protocol emulation
- Error insertion
- Advanced Editors for Test Case Creation
- Extended stress test capabilities

CTS

- Conformance/compliance
 - UFSA-certified for the UFS Compliance Test Matrix v1.3.
 - Corner case, margin and stress testing
 - Custom test case creation

System

- SMA probing
- Solder-down probing
- 40 Gbps Thunderbolt3 connection

The Eclipse M52 UniPro/UFS Protocol Analyzer/Exerciser is the established industry standard with powerful protocol analysis and traffic generation capabilities with unprecedented flexibility. This analysis tool features full decoding of the UniPro and UFS protocol layers, with Events views of low level packet information and raw symbols. The Eclipse M52 offers many unique features such as Trace Validation expert system analysis, SmartTune™ Equalization, and UniPro and UFS protocol generation and exerciser capability. It also supports advanced editors for creation of individual custom exerciser scripts and test scenarios.

The Eclipse M52 supports the latest specifications from JEDEC UFS 4.0, MIPI M-PHY 5.0 with HS-G5, and MIPI UniPro 2.0. It is an advanced Protocol Analyzer/Exerciser that can capture or generate x2 links of UniPro/UFS traffic. The Eclipse M52 can be configured as an analyzer only, or as an analyzer/exerciser. The analyzer captures and decodes UniPro and UFS x2 bi-directional traffic. While configured as an exerciser The Eclipse M52 can generate line rate x2 bi-directional traffic while simultaneously capturing the response traffic from the DUT. The Exerciser can perform host emulation and execute the UniPro and JEDEC Compliance/Conformance Test Suites (CTS).

SmartTune™ Equalization

In some instances, acquiring the signal from the DUT can be problematic when test fixture trace routing or the cabling required to connect to the test fixture causes poor signal integrity or probing issues.

To optimize signal acquisition the Eclipse M52 offers Smart Tune™ equalization capability. Smart Tune allows the user to choose between setting fixed equalization values manually for the front-end PHY, auto equalizing using the M-PHY ADAPT capability or running auto equalization continuously every time a Burst is opened on the link.

To set equalization values manually individual values can be entered in the Sublink 0 and Sublink 1 Initial/Fixed Equalization Values section or saved values can be loaded from a file.

To implement auto equalization using ADAPT select Enable Auto Equalization using the M-PHY ADAPT sequence, then execute a Link Startup Sequence on the DUT and run the ADAPT sequence between the Host and Device.

To run auto equalization continuously select Enable Auto Equalization continuously and then execute a Link Startup Sequence on the DUT and change power mode.


With Auto Equalization the Eclipse will calculate and load the optimal ATT (Attenuation), VGA (variable-gain amplification), CTLE (continuous time linear equalization), and DFE (decision feedback equalization) values into the PHY. This capability supports all HS modes, including HS-G1 to HS-G5.

Trace Validation

Trace Validation is a patented artificial intelligence (AI) tool that uses complex state machine logic to analyze traces algorithmically without user inference or discernment. Trace Validation can perform complex analysis of link traffic, such as UFS packet latency or UniPro Link Startup Sequences.

Trace Validation identifies transactions on the link by analyzing millions of packets in a trace capture, then evaluates the complete protocol sequences and individual packets for conformance to the specification.


With Trace Validation, complex transactions such as power mode changes, Link Startup Sequence and NAC/Replay events can be automatically analyzed and easily debugged. Complex measurements such as UFS packet latency can also be performed and evaluated against pass/fail metrics.



Trace Validation state machine model

Trace Validation results are flagged as follows:

- **Failure** ✘ and **Warning** ⚠ status flags
 - A Failure is a transaction or packet that does not meet a defined primary rule. This rule may be defined by the JEDEC JESD224x CTS, UniPro CTS or by the user.
 - A Warning is a transaction or packet that does not meet a defined secondary rule. This rule may be defined by the JEDEC JESD220x spec, UniPro spec or by the user.
- **Pass** ✔ and **Info** i and **Debug** 🔍 status flags
 - Any transaction or packet that conforms the rule set is marked as Pass
 - Any packets not inspected due to run conditions are highlighted and explained with the Info flag
 - Information on state machine execution of an inspection rule can be provided with Debug messages



Trace Validation pass/fail messages


Events Views

UniPro and UFS Events views complement the Packet List windows, showing all events on the bus in both directions in one single snapshot linked to the selected packet and bookmarks. Zooming in on any event or series of events will show the time-aligned packet data and expanded packet information in detail down to raw trace K-Code information, including the One Hot and Hex values.

Streaming Capture

Streaming capture uses the full 40Gbs bandwidth of Thunderbolt 3 to store link traffic directly to disk in real time. As a trace is captured it is buffered through the instrument memory to the controller PC's system RAM and then saved to the SSD disk.

Streaming performance is dependent on a variety of factors including PC load, SSD speed, link bandwidth utilization and hardware filtered packets. To increase streaming efficiency the pre-capture hardware filter should be used to remove as many unnecessary events as possible before transmission over the Thunderbolt 3 interface.



UniPro Events View

Compliance/Conformance Verification


The Eclipse M52 is the only instruments used to certify UniPro and UFS devices since 2014. Current instrument (M52) supports UniPro 2.0 and UFS 4.0, exerciser includes support for CTS UniPro 2.0/UFS 4.0 and down level Unipro 1.8/UFS 3.1.

Extensive reporting and analysis tools include reports by test parameters – status, individual tests, or test rules, and within tests by packet characteristics such as packet number, byte, speed, link, etc. Summary and full reports and pass/fail reports are also provided.

Stimulus with Full UniPro Stack in HW

The Eclipse M52 exerciser utilizes a full UniPro stack embedded in hardware so the user can:

- Emulate a host
- Create specific traffic on the link
- Put the DUT into known states
- Insert errors into the UniPro or UFS traffic stream
- Create custom stimulus sequences to execute complex events, e.g. NAC Conditions or Power Mode Changes
- Automate with Run Control for stress testing



Pass/fail analysis using Trace Validation Results

Run Time Control

- **UFS device CTS compliance**
 - Verifies test cases defined in JESD224 for JESD220B
 - Verifies test cases defined in JESD224A for JESD220B, JESD220C and JESD220-2
 - Preliminary test cases for UFS 3.x JESD220D, JESD220E and JESD220-2A have been added
 - Preliminary test cases for UFS 4.0 will be added

Status	Test Name	LUN	Link Width	Speed
✓	7.1.1 UFS Inquiry 01	0	1	PWM
✓	7.1.1 UFS Inquiry 01	176	1	PWM
✓	7.1.1 UFS Inquiry 01	129	1	PWM
✓	7.1.1 UFS Inquiry 01	208	1	PWM
✓	7.1.2 UFS Inquiry 02	0	1	PWM
✓	7.1.2 UFS Inquiry 02	176	1	PWM
✓	7.1.2 UFS Inquiry 02	129	1	PWM

- **UniPro CTS conformance**

- Verifies test cases as defined in the UniPro v1.61 and v.18 CTS.
- Preliminary test cases for UniPro 2.0 will be added.

- **UniPro and UFS device spec conformance**


- Trace Validation engine evaluates UniPro and UFS protocol sequences, “shall” statements and logical requirements

- **Custom test cases**

- Create stimulus and Trace Validation analysis test cases
- Executable with Run Control
- Build tests from scratch, or use existing CTS and debug tests cases as a starting point


- **Stress Testing**

- Execute any loop order by Speed, Link widths, LUNs or individual test cases
- Each category can be run ascending, descending, or random seed order
- Stop after a specified number of test case configuration loops or No Result Test Cases have occurred



- **Group, filter and summarize test results by test parameters – status, individual tests, or test rules**

- **Summary reports and full file export**




Advanced Editors

The Eclipse M52 includes advanced Editors for creating trigger and Trace Validation tests, and the Eclipse M52 exerciser includes custom stimulus Editors that can be used to create unique stimulus tests. Tests created with the Stimulus Editors can be used with run time Control for automated margin, corner case and stress testing.

Custom tests can be created from scratch, or they can be based on the pre-defined tests provided in the software library.


Stimulus capabilities available with custom Stimulus Editors include:

- Host emulation
- Put DUT into known states
- Create specific link traffic
- Insert errors into the traffic stream
- Create stimulus sequences to execute complex events, e.g. NAC Conditions or Power Mode Changes
- Automate with Run Control for stress testing



Analysis capabilities available with the Trace Validation Editor include:

- Analyze traffic on any trace file captured “sniffer” style from any bi-directional link
- Use complex state machine logic to verify all trace attributes
- Log messages and attributes with Failure, Warning, Pass, Info and Debug flags
- Easy-to-use graphical user interface:



• UFS device CTS compliance

- Verifies test cases defined in JESD224 for JESD220B.
- Verifies test cases defined in JESD224A for JESD220B, JESD220C and JESD220-2.
- New test cases for the updated UFS3.0 JEDEC JESD224x CTS will be added in the future to verify JESD220D and JESD220-2A

• UniPro CTS conformance

- Verifies test cases as defined in the v1.1 CTS.
- Method of Implementation (MOI) approved by the MIPI Alliance Test Work Group
- New test cases for the updated MIPI UniPro v1.8 CTS will be added in the future

- **UniPro and UFS device spec conformance**

- Trace Validation engine evaluates UniPro and UFS protocol sequences, “shall” statements and logical requirements

- **Custom test cases**

- Create stimulus and Trace Validation analysis test cases
- Executable with Run Control
- Build tests from scratch, or use existing CTS and debug tests cases as a starting point

- **Stress Testing**

- Execute any loop order by Speed, Link widths, LUNs or individual test cases
- Each category can be run ascending, descending, or random seed order
- Stop after a specified number of test case configuration loops or No Result Test Cases have occurred

- **Group, filter and summarize test results by test parameters – status, individual tests, or test rules**

- **Summary reports and full file export**

Powerful Debug Capabilities

The UniPro M Series Protocol Suite application software includes extensive general protocol analysis capabilities, including Packet List, Packet Decode and Data windows, bookmarks and navigation, triggers and pre and post capture filters.

Packet List windows display all packets in a trace. The information displayed in the Packet List can be changed by right-clicking in the column header bar and selecting different columns from the list available.

In test	Packet	Index	Time	Time Relative Previous	Packet Name	Device	Host	Direction	Power Mode	Preempting	Gear	Link Width	Speed	MIBAttribute
	32268	128034	909.140255053 s	698.133 us	End Of Burst		End Of Burst	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	95766	128035	909.140922084 s	667.031 us	Start Of Burst/Deskew		Start Of Burst/Deskew	UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	95767	128036	909.140924444 s	2.360 us	AFC TC1	AFC TC1		UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	95768	128037	909.140913264 s	7.080 us	AFC TC0	AFC TC0		UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	95769	128038	909.14090516 s	58.992 us	End Of Burst		End Of Burst	UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	32269	128039	909.141134583 s	144.067 us	Start Of Burst/Deskew		Start Of Burst/Deskew	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	32270	128040	909.141167311 s	32.928 us	AFC TC1	AFC TC1		DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	32271	128041	909.141200442 s	32.913 us	AFC TC0	AFC TC0		DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	32272	128042	909.141898576 s	698.134 us	End Of Burst		End Of Burst	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	32273	128043	909.125826308 s	183.927732 ms	Start Of Burst/Deskew		Start Of Burst/Deskew	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	32274	128044	909.125846068 s	19.760 us	PACP_SET_req		PACP_SET_req	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	PA_TxTrailingClocks
	32275	128045	909.126163336 s	317.468 us	Start Of Burst/Deskew		Start Of Burst/Deskew	UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	32276	128046	909.126155022 s	2.355 us	PACP_SET_cnf		PACP_SET_cnf	UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	32277	128047	909.126227121 s	61.229 us	End Of Burst		End Of Burst	UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	32278	128048	909.126544201 s	317.080 us	End Of Burst		End Of Burst	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	32279	128049	909.140926349 s	14.493268 ms	Start Of Burst/Deskew		Start Of Burst/Deskew	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	32277	128050	909.141002209 s	19.760 us	PACP_SET_req		PACP_SET_req	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	TX_HS_SYNC_LEN
	95773	128051	909.141293995 s	291.786 us	Start Of Burst/Deskew		Start Of Burst/Deskew	UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	95774	128052	909.141296355 s	2.360 us	PACP_SET_cnf	PACP_SET_cnf		UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	95775	128053	909.141310662 s	61.307 us	End Of Burst		End Of Burst	UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	32278	128054	909.141700342 s	342.680 us	End Of Burst		End Of Burst	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	32279	128055	909.157781755 s	16.081413 ms	Start Of Burst/Deskew		Start Of Burst/Deskew	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	32280	128056	909.157801515 s	19.760 us	PACP_SET_req		PACP_SET_req	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	PA_TxHS1SyncLength
	95776	128057	909.158093324 s	291.709 us	Start Of Burst/Deskew		Start Of Burst/Deskew	UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	95777	128058	909.158095584 s	2.360 us	PACP_SET_cnf	PACP_SET_cnf		UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	95778	128059	909.158156887 s	61.303 us	End Of Burst		End Of Burst	UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	32281	128060	909.158499648 s	342.761 us	End Of Burst		End Of Burst	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	32282	128061	909.172845150 s	14.345502 ms	Start Of Burst/Deskew		Start Of Burst/Deskew	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	32283	128062	909.172864910 s	19.760 us	PACP_SET_req		PACP_SET_req	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	PA_TxHS2SyncLength
	95779	128063	909.173156334 s	291.824 us	Start Of Burst/Deskew		Start Of Burst/Deskew	UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	95780	128064	909.173158884 s	2.360 us	PACP_SET_cnf	PACP_SET_cnf		UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	95781	128065	909.173220219 s	61.345 us	End Of Burst		End Of Burst	UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	32284	128066	909.173563043 s	342.804 us	End Of Burst		End Of Burst	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	32285	128067	909.187912222 s	14.349179 ms	Start Of Burst/Deskew		Start Of Burst/Deskew	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	
	32286	128068	909.187931978 s	19.756 us	PACP_SET_req		PACP_SET_req	DOWN	PWM-G1 x1	NO	0x1	0x1	PWM	PA_TxHS3SyncLength
	95782	128069	909.188223648 s	291.670 us	Start Of Burst/Deskew		Start Of Burst/Deskew	UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	95783	128070	909.188260005 s	2.357 us	PACP_SET_cnf	PACP_SET_cnf		UP	PWM-G1 x1	NO	0x1	0x1	PWM	
	95784	128071	909.188287314 s	61.324 us	End Of Burst		End Of Burst	UP	PWM-G1 x1	NO	0x1	0x1	PWM	


- CCIT CRC-16
- ConfigResultCode
- Credit Value
- CReq
- DestPortID_Enc
- DestDeviceID_Enc
- DevID
- Direction
- EOM
- Error
- FCT
- Flags
- Frame Seq. Number
- Gear
- GenSelectorIndex
- In test
- Link Width
- MIBAttribute
- MibValue
- Packet
- Packet Name
- Packet Type
- PACP_FunctionID
- Power Mode

The **Packet Decode** window displays the packet header information and the Data View window displays the entire packet, including header and payload for a selected packet.



Navigation within the windows can be accomplished with Bookmarks. Bookmarks can be added to any packet in a Packet List window by right-clicking and selecting Add Bookmark. By right-clicking and selecting Edit Bookmark an existing bookmark can be renamed or given a different color.

Hovering over a bookmark will display a tooltip indicating timestamp and delta time to other bookmarks.

Simple and Advanced Triggers monitor all sublinks for any packet type, packet header or payload value and trigger the analyzer to stop capturing when the trigger criteria are met.




B1 = 909.141898576 s
B1 to B2 = 183.947492 ms



Filters permit the filtering of specific packet types either before or after the trace has been stored and saved.

The pre-capture Hardware Filter can eliminate Fillers, Skips, Start of Bursts, End of Bursts and AFC_TC0 packets. The UFS payload can also be filtered out. Since these are filtered out prior to trace capture they are not stored or saved with the pitx trace.

Post-Capture Software Filter captures and stores all packets, but suppresses the selected UniPro packet types from the UniPro List window. The Traffic Summary window will still display all packets but it highlights and deactivates those that have been filtered.



Lane-0 (for x1 configuration)

Lane-1 (for x2 configuration)

Specifications

Product specifications are subject to change without notice.

Eclipse M52

Can be configured for an Analyzer or Analyzer/Exerciser. Supports up to UFS 3.1, MIPI UniPro 1.8 and M-PHY 4.1 HS-G4. Upgradeable to UFS 4.0, UniPro 2.0 and M-PHY 5.0 HS-G5.

Eclipse M52 Analyzer/Exerciser (M-PHY Type-I)	
Protocols Supported	M-PHY Type-I
Host Machine Minimum Requirements	Microsoft Windows 10 64-bit operating system; Intel® Core™ i7 or i9 processor or equivalent; 32 GB RAM recommended, 16 GB minimum; NVMe solid state drive with 500GB free space recommended, 256GB minimum free space; Thunderbolt 3 enabled type-c connector is required
Software Requirements	Windows 10 64-bit operating system; Microsoft SQL Server 2014 or later; Microsoft Visual Studio 2015 Community or Professional editions, or Microsoft Visual Studio 2015 Isolated Shell; Teledyne LeCroy software and firmware version 1.6.4.[xxx] or later
Speeds	High-Speed (HS) Gear1, Gear2, and Gear3, Rate Series A/B; Low-speed Pulse-width Modulation (PWM) Gear1 to Gear4 in Type-I LS implementation
Link Width	x1 and x2
Trace Capture Memory Depth	8 GB, shared between exerciser and analyzer
Probing Options	SMA and solder-down available, with optional probe pod. SMA is required for exerciser functionality
Dimensions (W x H x D)	12.7" x 2.7" x 9.9", 32.4cm x 6.9cm x 25.0cm (Bumper adds 0.21", or 5mm to the height and 0.28" or 7mm to the width)
Weight	5.9lbs (2.7kg)
Compliance CTS Support	UFS 2.x, UFS 3.x preliminary, UFS 4.x preliminary
Conformance CTS Support	UniPro 1.6x, UniPro 1.8, UniPro 2.0 preliminary

Available Upgrades

Upgrade Analyzer UFS 4.0, UniPro 2.0 and M-PHY 5.0 HS-G5

DUT Requirements to sync analyzer to a UniPro link		
Attribute	Spec	Typical
TxHsG1SyncLength (0x1552)	256 Symbols, 0x48 Capability value	64 Symbols, 0x46 Capability value
TxHsG2SyncLength (0x1555)	256 Symbols, 0x48 Capability value	64 Symbols, 0x46 Capability value
TxHsG3SyncLength (0x1556)	256 Symbols, 0x48 Capability value	64 Symbols, 0x46 Capability value
TxHsG4SyncLength (0x15D0)	256 Symbols, 0x48 Capability value	64 Symbols, 0x46 Capability value
TxHsG1PrepareLength(0x1553)	0xA Capability value	0x3 Capability value
TxHsG2PrepareLength(0x1554)	0xA Capability value	0x3 Capability value
TxHsG3PrepareLength(0x1557)	0xA Capability value	0x3 Capability value
TxHsG4PrepareLength(0x15D1)	0xA Capability value	0x3 Capability value
RxLsPrepareLength	0xA Capability value	0x1 Capability value
RxPwmBurstClosureLength	0x1F Capability value	0x1 Capability value
To sync to existing link	one Start of Burst	one Start of Burst

The typical settings assume configuration with 50/50 splitter and recommended cables. Actual performance may vary depending on the probing and the signal integrity of the DUT.

DUT Requirements to establish a UniPro link with the Eclipse exerciser

- The device must execute a UniPro 1.61 or 1.8 compliant Link Startup Sequence.

Teledyne LeCroy, UniPro/UFS Protocol Technology Expert and Market Leader for Protocol Analysis and Traffic Generation

Teledyne LeCroy has been shipping UniPro/UFS analysis tools since 2015 and shipping M-PHY HS-GEAR4 UniPro/UFS analyzers and exercisers since 2017. We are a contributing company to the development of the UniPro 1.61 and 1.8 specs and Conformance Test Specs, and a member of the JEDEC J64 Embedded Memory Storage and Removable Memory Card committee. Teledyne LeCroy has supported all UniPro Interoperability (IOT) workshops since the initial event.

Compliance

Patents: Trace Validation™ is patented by Protocol Insight® and protected under US Patent No. 10,613,963

Export Control Classification Number (ECCN): 3B992 b.4.b.1, No License Required

US Export Schedule-B harmonization code: 9030.89.0100

Safety, Compliance and Environmental Information



Intertek



Conforms to UL STD 60950-1

Certified to CSA STD C22.2 # 60950-1

ETL Control Number: [xxxxxxx]

Complies with IEC 60950-1:2005 (Second Edition) + Am 1:2009 + Am 2:2013 Manufacturer's Declaration of Conformity to European Directive 2014/35/EU (Low Voltage Directive)

Compliant with Radiated Emissions (CISPR 32:2012), 7 Power Port Conducted Emissions (CISPR 32:2012), 8 Harmonics (IEC 61000-3-2:2014), 9 Flicker, (IEC 61000-3-3:2013), 10 Electro-Static Discharge Immunity Test (IEC 61000-4-2:2008), 11 Radiated, Radio-Frequency, Electromagnetic Immunity (IEC 61000-4-3:2010), 12 Electrical Fast Transient/Burst Immunity Test (IEC 61000-4-4:2012), 13 Immunity to Surges (IEC 61000-4-5:2014), 14 Conducted, Radio-Frequency, Electromagnetic Immunity Test (IEC 61000-4-6:2013), 15 Voltage Dips/Interruptions Immunity Test (IEC 61000-4-11:2004)

Compliant with the European Union directive 2002/95/EC and 2011/65/EU on the Restriction of the use of certain hazardous substances in electrical and electronic equipment and components (RoHS).

Ordering Information

Product Description

Eclipse M52 for Gear 4 Analyzer
Eclipse M52 Analyzer
Eclipse M52 for Gear 4 Analyzer/Exerciser
Eclipse M52 Analyzer/Exerciser

Eclipse M52 Gear 4 to Gear5 upgrade
Eclipse M52 x1 Solder Down Probe bundle
Eclipse M52 x2 Solder Down Probe bundle
HS-G5 Grypper Interposer, x2 link pre-amplifier for Eclipse M52
Eclipse M52 x1 AMP Splitter Module - includes 2 pair of phase matched cables
Eclipse M52 Carrier Board
Eclipse Advanced Thunderbolt connectivity kit

Product Code

MPHY-M52-4-TAA
MPHY-M52-TAA
MPHY-M52-4-TZA
MPHY-M52-TZA

MPHY-M52-G4G5-U
MPHY-MLP-M52X1-X
MPHY-MLP-M52X2-X
MPHY-M52-INTP-X
MPHY-M52-SPLIT-X
MPHY-M52-CB-X
MPHY-M42-ECK-X



Local sales offices are located throughout the world.
Visit our website to find the most convenient location.

1-800-5-LeCroy • teledynelecroy.com



TELEDYNE LECROY
Everywhere you look™