

quantumdata™ M41h

48G Video Analyzer/Generator for HDMI® Testing

Deep Analysis & Generation of HDMI 2.1 Fixed Rate Link (FRL) w/ Forward Error Correction (FEC)
Entry Level Tester for Upgradable to Full Compliance
NEW! Now Supports Optimized Video Timing (OVT) Formats



Key Features

- Verify the 16b/18b encoding for Fixed Rate Link (FRL) Packets in both 3 and 4 lane configurations
- Use generator or analyzer in three (3) Lane configuration mode at 3Gbps & 6Gbps data rates and four (4) Lane configurations at 6Gbps through 12Gbps (48Gbps aggregate)
- Video generator function supports TMDS and FRL for video resolutions up to 8K and 10K with DCS compression including **NEW** Optimized Video Timing (OVT) formats
- Certified "Test Device Approved for Dolby Labs, Inc." for HDMI & eARC Dolby audio generation & analysis including Source Led Dolby Vision tests.
- Evaluate 4K & 8K HDR10 UHD TVs w/HDR Lab
- View captured FRL and TMDS data elements graphically in Event Plot and in Data Decode table; use searching and filtering to find data
- View FRL packet mapping into Character Blocks and Character Block mapping into Super Blocks
- Verify Display Stream Compression (DSC) on FRL, DSC capable source or sink devices.
- Run FRL & DSC source & sink compliance tests
- Run eARC the full suite of compliance tests on an eARC Tx or Rx device
- Run TMDS source & sink compliance tests
- Run HDCP 2.3 & 1.4 source, sink & repeater compliance tests
- Run CEC 1.4 compliance tests
- View TMDS video, protocol, data island, preamble and control elements
- Monitor of FRL Link Training transactions in the Auxiliary Channel Analyzer utility to show SCDC reads and writes over the DDC channel
- Run pixel error test on incoming TMDS
- Passively monitor DDC channel in TMDS or FRL mode (FRL mode requires custom cable)
- Passively monitor the TMDS Video and metadata (without HDCP) and DDC channel between a source and sink
- View Lane Error Counts and Reed Solomon Corrections Count in the SCDC CED registers
- Verify the eARC common mode channel on either an eARC Tx or Rx device
- Run Gaming-VRR, FVA and QMS-VRR tests
- Run HDR10+ Source Side Tone Mapping (SSTM) tests on UHD TVs
- Tests Power Cable Assemblies for power requests
- Run test automation for compliance tests with API

The Teledyne LeCroy quantumdata M41h 48Gbps Video Analyzer / Generator for HDMI® testing is a compact, versatile test instrument that can be easily extended from an entry level functional tester with both video analysis and video generation function or either video analyzer-only or video generator-only to a full certified source and sink compliance tester. The M41h is equipped with both HDMI Tx and Rx ports supporting HDMI 2.1a Fixed Rate Link and FEC capture analysis and decode up to 48Gbps (12Gbps/Lane). The HDMI Rx analyzer port provides visibility into the Fixed Rate Link packetization—super blocks, character blocks and FRL packets and underlying TMDS video, protocol, control and metadata elements. The HDMI Tx video generator port transmits Fixed Rate Link video streams with embedded TMDS video, protocol, control and metadata elements. The M41h also supports the full suite of FRL source and sink compliance tests as well as Enhanced Audio Return Channel (eARC) compliance testing for both Tx and Rx devices. An extensive Application Programming Interface (API) is supported for automated testing systems available through a command line interface.

Operation

The M41h supports video generation and analysis of the FRL/FEC HDMI data streams through the user-friendly GUI Manager which presents the data in an easy to understand way. The GUI can be controlled either via a laptop connected to the M41h or through a USB keyboard and mouse and a connect-ed UHD HDMI admin display.

Admin display for ATP Mgr



M41h 48Gbps Video Analyzer / Generator

Keyboard & mouse for ATP Manager control




FIXED RATE LINK (FRL) ANALYSIS

Capture and Decode (FRL & FEC)

The M41h analyzer captures & decodes incoming HDMI® 2.1 streams (HDCP encrypted or unencrypted) that have been packetized with FRL packet structures. These FRL data elements are depicted graphically in the Event Plot. The decoded data is shown in table form in the Data Decode window. The Forward Error Correction (FEC) characters are also shown as well. The module reports the Lane Error Counts and the FEC Reed Solomon Corrections Count in the SCDC registers. The underlying tri-byte video and protocol elements, e.g. active video, data island and preamble blocks, are also depicted and decoded. Each element is assigned a precise time stamp. Users can search and filter the FRL captured data by type.

Capture Showing SCDC, FRL & TMDs Elements



Admin Display for M41h GUI




HDMI 2.1 FRL-Capable Source DUT

M41h




Test Setup for Source Test

Capture Showing FRL Packets, Character & Super Blocks



Real Time Analysis



Real Time Analysis


The M41h's Real Time analysis feature enables you to monitor the incoming TMDs and FRL video and metadata, data islands and InfoFrames including High Dynamic Range (HDR) InfoFrames. A status bar at the top of the window provides an at-a-glance view of the essential incoming video parameters.

FIXED RATE LINK (FRL) LINK TRAINING ANALYSIS

Link Training

The M41h supports Link Training configuration and control. The module emulates an HDMI® 2.1 sink indicating the max FRL rate in the HF-VSDB of the EDID and various other essential link training parameters in the SCDC control registers.

Generator Link Training Status & Control Screen




Admin
Display for
ATP
Manager

HDMI 2.1
FRL-Capable
Source device
under test



Test Setup for Source Test


Analyzer Link Training Status Screen



Auxiliary Channel Analyzer

You can use the M41h to monitor the Link Training transactions—EDID exchange and reads and writes to the SCDC registers over the DDC channel—with the Aux Channel Analyzer (ACA) utility. This enables you to verify link training functions to identify potential interoperability problems.

Auxiliary Channel Analyzer (Link Training over DDC)




FIXED RATE LINK (FRL) VIDEO GENERATION

FRL Video Generation


The M41h for HDMI® enables developers of HDMI and TMDS FRL-capable sink devices and silicon makers to run functional tests on their FRL-capable display devices by rendering uncompressed, unencrypted or encrypted FRL streams at up to 8K and 10K video resolutions at lane rates up to 12Gb/s and at an aggregate link rate of 48Gb/s. The enhanced video generator function enables specific selections of video formats, colorimetry, bit depth, chroma subsampling, color space and test patterns.



Selection of FRL and TMDS Video Resolutions



Link Training Configuration




Link Training Configuration

The M41h's video generation function enables you to configure the lane rate and number of lanes for transmission of the FRL stream.

EDID Read

The M41h enables you to view the EDID of the connected display (below). You can page through each block and save for later viewing.


Reading the EDID



Auxiliary Channel Analyzer (ACA)

You can use the M41h to monitor the Link Training transactions—EDID exchange and reads and writes to the SCDC registers over the DDC channel—with the Aux Channel Analyzer utility. The FRL link training transactions enable developers to verify that their displays are properly conducting their role in the link training process.

Auxiliary Channel Analyzer (Link Training)




HDR FUNCTIONAL TESTING – HDR LAB, DOLBY VISION, HLG

HDR Lab


The “HDR Lab” test option was developed jointly with industry expert Joe Kane. HDR Lab is a suite of 4K and 8K test patterns and reference images for evaluating HDR10 displays (examples at right) that address the following:

- HDR End-to-End Validation in Post Production – Verifies HDR metadata, color grading and color decoding throughout the post production process.
- HDR Display Test Suite – Verifies various HDR attributes such as: peak brightness, native contrast, average brightness level, signal clipping, and color gamut on an HDR-capable UHD TV using a variety of test patterns.


HDR Lab (Sample Test Pattern - Combination)




HDR Lab (Sample – Universal Test Pattern)



HDR Lab (Sample Test Pattern – Flower Montage)



Dolby Vision Test Image



980 with 48G Protocol Generator module for HDMI Testing



HDMI UHD TV



Setup for HDR Functional Tests

Dolby Vision & Hybrid Log Gamma Test Pattern

The Dolby Vision test image verifies a Dolby Vision display's Dolby Vision-specific EDID data, its response to the Dolby Vision protocol handshake and its handling of the Dolby Vision signal and metadata. The Dolby Vision test image will be rendered with a checkmark in the proper location if the display has properly interpreted the color space, metadata and checksum correctly.

The Hybrid Log Gamma (HLG) test image provides an assurance that the HLG metadata is not impeding the ability of the display to render the image.


HLG Test Image



DISPLAY STREAM COMPRESSION (DSC) TESTING

DSC Video Generation

The M41h for HDMI® testing enables developers of HDMI DSC-capable sink devices and silicon makers to run Display Stream Compression (DSC) functional and compliance tests on their FRL-capable display devices by rendering compressed, unencrypted or encrypted FRL streams at up to 8K video resolutions at lane rates up to 12Gb/s. The test patterns and formats necessary to run the DSC sink compliance tests are pre-cached for fast rendering.



Display Stream Compression Video Analysis

The M41h for HDMI Testing enables developers of HDMI DSC-capable source devices and silicon makers to run Display Stream Compression (DSC) functional and compliance tests on their FRL-capable source devices by rendering compressed, unencrypted or encrypted FRL streams at up to 8K and 10K video resolutions at lane rates up to 12Gb/s. There is a new “No Video” mode that enables you quickly verify the incoming DSC timing and metadata. You can then choose to view the uncompressed video frames.



DSC Real Time Analysis



DSC Video Generation Selection



DSC Video Generation Setup



FIXED RATE LINK (FRL) SOURCE COMPLIANCE

FRL & DSC Source Compliance Testing

The M41h for HDMI® testing enables developers of HDMI FRL-capable source devices and silicon makers to run compliance tests on their FRL-capable source devices on FRL streams at up to 8K video resolutions at lane rates up to 12Gb/s and at an aggregate link rate of 48Gb/s. All compliance test data, including the captured data, is exportable and can be disseminated to colleagues and other subject matter experts.




Test Setup for Source Test


Selection of FRL Source Compliance tests




Selection of FRL DSC Source Compliance tests



Sample FRL Source Compliance (Link Training Tests)



Sample FRL Source Compliance (Protocol Tests)



FIXED RATE LINK (FRL) & DSC SINK COMPLIANCE

FRL & DSC Sink Compliance Testing

The M41h for HDMI® testing enables developers of HDMI FRL and DSC-capable sink devices and silicon makers to run compliance tests on their FRL-capable sink devices with FRL streams at up to 8K and 10K video resolutions at lane rates up to 12Gb/s and at an aggregate link rate of 48Gb/s. All compliance test data, including the captured data, is exportable and can be disseminated to colleagues and other subject matter experts. The test patterns and formats necessary to run the DSC sink compliance tests are pre-cached for fast rendering.

Selection of FRL Sink & DSC Compliance tests

Protocol	Test Selection	Test Options / Preview
Protocol		
HF1-11: Source FRL Protocol - Legal Codes	Iter 01: Source_Max_FRL_Rate = 0: Automatic PASS(SKIP)	✓
HF1-19: Source FRL Packets - FRL Map Characters	Iter 01: Source_Max_FRL_Rate = 0: Automatic PASS(SKIP)	✓
HF1-20: Source FRL Packets - FRL Control Periods	Iter 01: Source_Max_FRL_Rate = 0: Automatic PASS(SKIP)	✓
HF1-21: Source FRL Packets - Active Video FRL Packets (Uncompressed)	Iter 01: Source_Max_FRL_Rate = 0: Automatic PASS(SKIP)	✓
HF1-23: Source FRL Protocol - Data Flow Metering Variations	Iter 01: Source_Max_FRL_Rate = 0: Automatic PASS(SKIP)	✓
Link Training		
HF1-10: Source FRL Protocol - FRL Link Training Patterns	Iter 01: Source_Max_FRL_Rate = 0: Automatic PASS(SKIP)	✓
HF1-12: Source FRL Protocol - Successful FRL Link Training	Iter 01: Source_Max_FRL_Rate = 0: Automatic PASS(SKIP)	✓
HF1-13: Source FRL Protocol - FRL Link Training - Link Rate Change	Iter 01: Source_Max_FRL_Rate = 0: Automatic PASS(SKIP)	✓
HF1-17: Source FRL Protocol - FRL Link Training - Future Rate Support	Iter 01: Source_Max_FRL_Rate = 0: Automatic PASS(SKIP)	✓
8bpc Encoding		
HF1-29: Source Pixel Encoding (FRL Mode) - RGB	Iter 01: Source_Max_FRL_Rate = 0: Automatic PASS(SKIP)	✓
HF1-30: Source Pixel Encoding (FRL Mode) - YCBCR 4:2:2/4:4:4	Iter 01: Source_Max_FRL_Rate = 0: Automatic PASS(SKIP)	✓
HF1-31: Source Pixel Encoding (FRL Mode) - YCBCR 4:2:0	Iter 01: Source_Max_FRL_Rate = 0: Automatic PASS(SKIP)	✓

Host PC for ATP Manager

M41h

HDMI 2.1 FRL-Capable UHD TV DUT

Sink CT Test Setup

Sample DSC Sink Compliance Test Results

Test Name / Details	Pass	Fail
Iter 05: (196) 7680x4320p @ 30 Hz 16:9, RGB, 12 bpc	1	1
Step 2.1, 2.2: Format is in the EDID and CDF	Pass	
Step 2.3: CDF field Sink_Supports_DSC matches the DSC_1p2 EDID field	Pass	
Step 2.4: CDF field Sink_DSC_10bpc matches the DSC_10bpc EDID field	Pass	
Step 2.4: CDF field Sink_DSC_12bpc matches the DSC_12bpc EDID field	Pass	
Step 2.5: DSC_16bpc field in the EDID is not set (=0)	Fail	
Step 2.6: CDF field Sink_DSC_Native_420 matches the DSC_Native_420 EDID field	Pass	
01: 6 Gbps @ 3 Lanes, MIN Pixel Clock	Pass	
02: 6 Gbps @ 3 Lanes, MAX Pixel Clock	Fail	
Manual inspection of the DUT indicated inadequate support of the test signal.		
03: 12 Gbps @ 4 Lanes, MIN Pixel Clock	Pass	
04: 12 Gbps @ 4 Lanes, MAX Pixel Clock	Pass	
Manual inspection of the DUT verified adequate support of the test signal.		
Iter 06: (196) 7680x4320p @ 30 Hz 16:9, RGB, 12 bpc	1	0
Step 2.1, 2.2: Format is in the EDID and CDF	Pass	
Step 2.3: CDF field Sink_Supports_DSC matches the DSC_1p2 EDID field	Pass	
Step 2.4: CDF field Sink_DSC_10bpc matches the DSC_10bpc EDID field	Pass	
Step 2.4: CDF field Sink_DSC_12bpc matches the DSC_12bpc EDID field	Pass	
Step 2.5: DSC_16bpc field in the EDID is not set (=0)	Fail	
Step 2.6: CDF field Sink_DSC_Native_420 matches the DSC_Native_420 EDID field	Pass	
01: 6 Gbps @ 3 Lanes, MIN Pixel Clock	Pass	
01: 6 Gbps @ 3 Lanes, MAX Pixel Clock	Pass	

Sample Test Results of FRL Sink Compliance tests


Test Name / Details	Pass	Fail
HF1-48: Sink FRL Protocol - RS - Basic Operation	3	0
Iter 01: 3 Lanes		
01: 1. CDF field Source Max FRL Rate is 0 then skip the test.	Pass	
02: 2. Perform Link Training at the minimum FRL Rate with the maximum number of FRL	Pass	
03: 4. Read each FRL Lock bit. Repeat until all FRL Lock bits are set (=1) on all active Lanes, then FAIL.	Pass	
04: 7. Read the FRL Start flag. Repeat until FRL Start is set (=1), then FAIL.	Pass	
05: 10. Read the RS_C Valid flag = 1 and count = 0 or 1; otherwise FAIL.	Pass	
06: 11. Corrupt symbols at a rate of about 1e-9, spaced out over 10 seconds, with 1	Pass	
07: 12. Read the RS_C; if the value is not correct within 1 count then FAIL.	Pass	
08: 13. Read the RS_C again after 100 milliseconds; if the count is not 0 or 1 then	Pass	
09: 14. Corrupt symbols at a rate of about 2e-9, spaced out over 10 seconds, with 2	Pass	
10: 15. Read the RS_C; if the value is not correct within 1 count then FAIL.	Pass	
11: 16. Corrupt one symbol in each of 4 consecutive RS blocks, after generating the	Pass	
12: 17. Change the FRL data stream to be random data on all Lanes.	Pass	
13: 18. After 5 seconds, read each FRL Lock bit and verify that they have all been	Pass	
14: 19. Read the RS_C, verify that RS C Valid flag = 1; otherwise FAIL.	Pass	
15: 20. If the count in the RS_C is less than 4, then FAIL.	Pass	
Iter 02: 4 Lanes		
HF1-49: Sink FRL Protocol - RS - Correction Counting During Reads	1	0
Iter 01:		
01: 1. CDF field Source Max FRL Rate is 0 then skip the test.	Pass	
02: 2. Perform Link Training at the minimum FRL Rate with the maximum number of FRL	Pass	
03: 4. Read each FRL Lock bit. Repeat until all FRL Lock bits are set (=1) on all active	Pass	
04: 7. Read the RS_C, verify that RS C Valid flag = 1 and count = 0 or 1; otherwise FAIL.	Pass	
05: 8. Corrupt one symbol in each of a known random number (between 1000 and 3000)	Pass	
06: 9. 100 milliseconds after the start of the symbol error, read the RS_C and add	Pass	
07: 11. If the correction count is outside the range of 12 from the number of generated	Pass	
Iter 02: 4 Lanes		
HF1-50: Sink FRL Protocol - RS - Maximum Symbol Error Count	1	0
Iter 01:		
01: 1. CDF field Source Max FRL Rate is 0 then skip the test.	Pass	
02: 2. Perform Link Training at the minimum FRL Rate with the maximum number of FRL	Pass	
03: 4. Read each FRL Lock bit. Repeat until all FRL Lock bits are set (=1) on all active	Pass	
04: 7. Read the RS_C, verify that RS C Valid flag = 1 and count = 0 or 1; otherwise FAIL.	Pass	
05: 8. Write a 1 to the RS_C Update flag to reset the flag.	Pass	
06: 10. Corrupt one symbol in each of 32768 RS blocks over a 1-4second period at rate	Pass	
07: 11. Read the RS_C Update flag, verify that it has been set to a 1.	Pass	
08: 13. Read the RS_C Update flag, verify that it is cleared to 0.	Pass	
Iter 02: 4 Lanes		
HF1-51: Sink FRL Protocol - RS - Update Flag with Specific Symbol Error Count	1	0
Iter 01:		
01: 1. CDF field Source Max FRL Rate is 0 then skip the test.	Pass	
02: 2. Perform Link Training at the minimum FRL Rate with the maximum number of FRL	Pass	
03: 4. Read each FRL Lock bit. Repeat until all FRL Lock bits are set (=1) on all active	Pass	
04: 7. Read the RS_C, verify that RS C Valid flag = 1 and count = 0 or 1; otherwise FAIL.	Pass	
05: 8. Write a 1 to the RS_C Update flag to reset the flag.	Pass	
06: 10. Corrupt one symbol in each of 32768 RS blocks over a 1-4second period at rate	Pass	
07: 11. Read the RS_C Update flag, verify that it has been set to a 1.	Pass	
08: 13. Read the RS_C Update flag, verify that it is cleared to 0.	Pass	
Iter 02: 4 Lanes		
HF1-52: Sink FRL Protocol - RS - Update Flag with Maximum Symbol Error Count	1	0
Iter 01:		
01: 1. CDF field Source Max FRL Rate is 0 then skip the test.	Pass	
02: 2. Perform Link Training at the minimum FRL Rate with the maximum number of FRL	Pass	
03: 4. Read each FRL Lock bit. Repeat until all FRL Lock bits are set (=1) on all active	Pass	
04: 7. Read the RS_C, verify that RS C Valid flag = 1 and count = 0 or 1; otherwise FAIL.	Pass	
05: 8. Write a 1 to the RS_C Update flag to reset the flag.	Pass	
06: 10. Corrupt one symbol in each of 32768 RS blocks over a 1-4second period at rate	Pass	
07: 11. Read the RS_C Update flag, verify that it has been set to a 1.	Pass	
08: 13. Read the RS_C Update flag, verify that it is cleared to 0.	Pass	
Iter 02: 4 Lanes		

Test Name / Details	Pass	Fail
HF1-17: Sink FRL Protocol - CED - Lock Bits	4	0
Iter 01: 4 Lanes		
01: 1. CDF field Source Max FRL Rate is 0 then skip the test.	Pass	
02: 3. Read the EDID after HPO is asserted.	Pass	
03: 4. Read each FRL Lock bit after 10 milliseconds. If any FRL Lock bits are cleared (=0) on any active Lanes, then FAIL.	Pass	
04: 7. Read each FRL Lock bit after 10 milliseconds. If any FRL Lock bits are cleared (=0) on any active Lanes, then FAIL.	Pass	
05: 8. Read the FRL Start flag after 200 milliseconds. If FRL Start is not set (=1), then FAIL.	Pass	
06: 11. Read the FRL Lock bit for Lane 0 after 10 milliseconds, verify that the bit is still set (=1). If the FRL Lock bit has cleared (=0), then FAIL.	Pass	
07: 13. After at least 2 Super Blocks, read Lane 0 Lock bit and verify it has been cleared (=0). If the FRL Lock bit is set (=1), then FAIL.	Pass	
08: 15. After at least 100 Super Blocks, read Lane 0 Lock bit and verify it is still cleared (=0). If the FRL Lock bit is set (=1), then FAIL.	Pass	
09: 17. Read the FRL Lock bit for Lane 0. Repeat until it is set (=1) for Lane 0, else FAIL after 1 second.	Pass	
Iter 02: 4 Lanes		
HF1-18: Sink FRL Protocol - CED - Error Counting During Reads	1	0
Iter 01:		
01: 1. CDF field Source Max FRL Rate is 0 then skip the test.	Pass	
02: 3. Read the EDID after HPO is asserted.	Pass	
03: 4. Read each FRL Lock bit after 10 milliseconds. If any FRL Lock bits are cleared (=0) on any active Lanes, then FAIL.	Pass	
04: 6. Read the FRL Start flag. Repeat until FRL Start is set (=1), else FAIL after 1 second.	Pass	
05: 8.1. Verify that each Error Counter has the Valid flag set (=1), else FAIL.	Pass	
06: 8.2. Verify that the Checksum is correct, by adding the 7 or 9 bytes read from the SCDC and verifying that they sum to 0x0.	Pass	
07: 8.3. Verify that the Error Counter for any lane has an error count that is not 0 except first time then fail.	Pass	
08: 10.1. Read the FRL Lock bit for each Lane, verify it is still set (=1).	Pass	
09: 10.2. Read the FRL Lane Error Counters for each active Lane in a single transaction, including the checksum byte at offset 0x6. Verify that,	Pass	
10: 10.3. Verify that the Checksum is correct, by adding the 7 or 9 bytes read from the SCDC and verifying that they sum to 0x0.	Pass	
Iter 02: 4 Lanes		
HF1-21: Sink FRL Protocol - CED - Update Flag with Specific Error Injection	1	0
Iter 01:		
01: 1. CDF field Source Max FRL Rate is 0 then skip the test.	Pass	
02: 3. Read the EDID after HPO is asserted.	Pass	
03: 4. Perform Link Training at the minimum FRL Rate with the maximum number of FRL Lanes supported by the DUT.	Pass	
04: 6. Read each FRL Lock bit after 10 milliseconds. If any FRL Lock bits are cleared (=0) on any active Lanes, then FAIL.	Pass	
05: 7. Read the FRL Start flag after 200 milliseconds. If FRL Start is not set (=1), then FAIL.	Pass	
06: 11. Read the FRL CED Update flag, verify it is set (=1). If the CED Update Flag is not set, then FAIL.	Pass	
07: 14. Read the FRL CED Update flag, verify it has been set (=1) again. If the CED Update Flag is not set, then FAIL.	Pass	
08: 15. Read the FRL CED Update flag, verify it has been clear (=0). If the CED Update Flag is not clear, then FAIL.	Pass	
Iter 02: 4 Lanes		

eARC FUNCTIONAL AND COMPLIANCE TESTING

eARC Functional Testing

The 48G Video Analyzer / Generator is also supports enhanced Audio Return Channel (eARC) Tx/Rx functional testing. The solution provides emulation of an eARC Tx and Rx functions over the eARC Common Mode and Differential mode data channels. Solution supports discovery and disconnect, heartbeat, status and capabilities data structure and transmission over the differential channel. (Sample screen showing monitoring incoming audio stream, right.)




eARC Compliance Testing

The M41h enables developers of HDMI® eARC Tx and Rx devices to run compliance tests on their eARC-capable. The compliance tests run with little or no human interaction. Detailed results are provided for each test to help identify the root cause of failures. The reports can be exported and disseminated to colleagues and other subject matter experts.

Test Suite (eARC Tx Test Suite Example Shown)



Sample eARC Test Results (eARC Rx Tests Shown)



HDMI 2.1
eARC-Capable
UHD TV DUT



M41h



Host PC
for ATP
Manager




eARC Tx Test Setup
(eARC Rx Test
Setup not shown)

Auxiliary Channel Analyzer (ACA)

The M41h can monitor the Link Training transactions—EDID exchange and reads and writes to the SCDC registers over the DDC channel -with the Aux Channel Analyzer (ACA) utility. Viewing the FRL link training transactions enables developers to verify their displays are properly conducting the link training process properly.


Aux Chan Analyzer Traces (Common Mode Discovery)



HDMI® 2.0 SOURCE, SINK TMDS COMPLIANCE TESTS

HDMI TMDS Source Compliance

The M41h for HDMI® testing enables developers of HDMI source devices and silicon makers to run compliance tests on their TMDS source devices on streams at up to 4K video resolutions. All compliance test data, including the captured data, is exportable and can be disseminated to colleagues and other subject matter experts.



HDMI TMDS Source – Partial List of Supported Tests


Test Selection	Test Options / Preview
TMDS Protocol	
> HF1-10: TMDS Protocol - 6G - TMDS Bit Clock Ratio	✓
> HF1-11: Source TMDS Protocol - 6G Legal Codes	✓
> HF1-12: TMDS Protocol - 6G - Basic Protocol and Scrambling	✓
> HF1-13: TMDS Protocol - Scrambling <= 3.4Gbps	✓
> HF1-21: TMDS Protocol - 6G - Legal Codes - other Video Timings	✓
> HF1-22: TMDS Protocol - 6G - Basic Protocol and Scrambling - Other Video Timings	✓
Pixel Encoding	
> HF1-31: Pixel Encoding - YCBCR 4:2:0 - TMDS Pixel Encoding	✓
> HF1-32: Pixel Encoding - YCBCR 4:2:0 Deep Color - TMDS Pixel Encoding	✓
Video Timing	
> HF1-14: Video Timing - 6G - 2160p 24-bit Color Depth	✗
> HF1-15: Video Timing - 6G - Deep Color	✓
> HF1-16: Video Timing - 6G - 2160p 3D	✓
> HF1-24: Video Timing - 6G - Other 24-bit Color Depth	✓
> HF1-25: Video Timing - 6G - Other Deep Color	✓
> HF1-26: Video Timing - 6G - Non-2160p 3D	✓
> HF1-33: Video Timing - YCBCR 4:2:0	✓
> HF1-34: Video Timing - YCBCR 4:2:0 Deep Color	✓
> HF1-35: Video Timing - 21:9 (64:27)	✓

HDMI TMDS Test Results – Video Tests

Test Name / Details	Status
> HF1-25: Video Timing - 6G - Other Deep Color	Pass
> Iter 01: (63) 1920x1080p @ 120 Hz, DC - 36 bpp	Pass
> Iter 02: (64) 1920x1080p @ 100 Hz, DC - 36 bpp	Pass
> Iter 03: (77) 1920x1080p @ 100 Hz, DC - 36 bpp	Pass
> Iter 04: (78) 1920x1080p @ 120 Hz, DC - 36 bpp	Pass
> Iter 05: (91) 2560x1080p @ 100 Hz, DC - 36 bpp	Pass
> Iter 06: Any non-2160p DC Format, Max TMDS check	Pass
> HF1-18: AVI InfoFrame - 6G	Pass
> Iter 01: (96) 3840x2160p @ 50 Hz	Pass
> Iter 02: (97) 3840x2160p @ 60 Hz	Pass
> Iter 03: (101) 4096x2160p @ 50 Hz	Pass
> Iter 04: (102) 4096x2160p @ 60 Hz	Pass
> Iter 05: (106) 3840x2160p @ 50 Hz	Pass
> 01: Verify AVI InfoFrame occurs at least once per two Video Fields	Pass
> 02: Verify AVI InfoFrame version is equal to 2	Pass
> 03: Verify AVI VIC is 0 for HDMI VICs	Pass
> 04: Verify AVI VIC is correct for non-HDMI VICs	Pass
> 05: Verify AVI PB1 bit 7 is 0	Pass
> 06: Verify AVI PB4 bit 7 is 0	Pass
> 07: Verify AVI PB14-PB27 bytes are 0	Pass
> Iter 06: (107) 3840x2160p @ 60 Hz	Pass
> Iter 07: (93) 3840x2160p @ 24 Hz, DC - 36 bpp	Pass
> Iter 08: (94) 3840x2160p @ 25 Hz, DC - 36 bpp	Pass
> Iter 09: (95) 3840x2160p @ 30 Hz, DC - 36 bpp	Pass

HDMI TMDS Sink Compliance

The M41h for HDMI Testing enables developers of HDMI sink devices and silicon makers to run compliance tests on their TMDS sink devices at up to 4K video resolutions. All compliance test data is exportable and can be disseminated to colleagues and other subject matter experts.



HDMI TMDS Sink – Partial List of Supported Tests

Test Selection	Test Options / Preview
TMDS Protocol	
> HF2-5: TMDS Protocol - 6G - Scrambling	✓
> HF2-9: TMDS Protocol - Scrambling <= 340Mscs	✓
Pixel Decoding	
> HF2-23: Pixel Decoding - YCBCR 4:2:0	✓
> HF2-24: Pixel Decoding - YCBCR 4:2:0 Deep Color	✓
> HF2-71: Pixel Decoding - YCBCR 4:2:0 for 861G Video Formats	✓
> HF2-72: Pixel Decoding - YCBCR 4:2:0 Deep Color for 861G Video Formats	✓
EDID	
> HF2-10: Video Timing - 6G - HF-VSDB	✓
> HF2-26: EDID - Video Format Declaration	✓
> HF2-31: EDID - YCBCR 4:2:0 - Data Blocks	✓
> HF2-32: EDID - YCBCR 4:2:0 BT.2020 - Data Block	✓
> HF2-35: EDID YCBCR 4:2:0 Deep Color HF-VSDB	✓
> HF2-39: EDID 3D and Multi-stream Audio Data Blocks	✓
> HF2-41: HDMI VSDBs - Independent-View	✓
> HF2-53: EDID - HF-VSDB	✓
> HFR2-53: Sink Video Timing - FRL/Gaming/DSC - HF-VSDB	✓
> HFR2-70: Sink EDID - HF-VSDB Reserved Bits	✓
Timing 6G	
> HF2-6: Video Timing - 6G - 2160p 24-bit Color Depth	✓
> HF2-7: Video Timing - 6G - Deep Color	✓

HDMI TMDS Test Results – Video Tests

Test Name / Details	Status
> HF2-7: Video Timing - 6G - Deep Color	Pass
> Iter 07: (93) 3840x2160p @ 24 Hz 16:9, 30 bpp	Pass
> Iter 08: (93) 3840x2160p @ 24 Hz 16:9, 36 bpp	Pass
> Iter 09: (93) 3840x2160p @ 24 Hz 16:9, 48 bpp	Skipped
> Iter 10: (94) 3840x2160p @ 25 Hz 16:9, 30 bpp	Pass
> Iter 11: (94) 3840x2160p @ 25 Hz 16:9, 36 bpp	Pass
> Iter 12: (94) 3840x2160p @ 25 Hz 16:9, 48 bpp	Skipped
> Iter 13: (95) 3840x2160p @ 30 Hz 16:9, 30 bpp	Pass
> Iter 14: (95) 3840x2160p @ 30 Hz 16:9, 36 bpp	Pass
> Iter 15: (95) 3840x2160p @ 30 Hz 16:9, 48 bpp	Skipped


HDCP 2.3 SOURCE, SINK, REPEATER COMPLIANCE TESTS

HDCP 2.3 Compliance


The M41h HDCP 2.3 compliance tests are ideal for pre-testing your HDMI® source, sink or repeater product prior to submission to an Authorized Test Center for approval. Pre-testing provides assurance that your product will pass at the ATC when submitted. The compliance tests enable you to view the auxiliary channel analyzer traces logged during the test to help diagnose the cause of compliance test failures.




HDCP 2.3 Test Selection – Source Tests




HDCP 2.3 Test Results – Source Tests



HDCP 2.3 Test Selection – Sink Tests



HDCP 2.3 Test Results – Sink Tests



SPECIFICATIONS

HDMI® Capabilities

Version	Up to HDMI 2.1a
Standard Formats	CEA, VESA
Protocols	FRL with FEC, DSC; TMDS, HDCP 1.4, HDCP 2.3, eARC
FRL bit rates	3Gbps; 6Gbps; 8Gbps; 10Gbps; 12Gbps (48Gbps aggregate)
Max Pixel Rate	2376MHz
Capture memory	16 GBytes

Connectors - Front

HDMI Connectors (2)	In/Rx HDMI Type A; Category 3; Out/Tx HDMI Type A: Category 3
DDC Source	Used for eARC Tx EDID test
USB (2)	For connecting keyboard/mouse for ATP Manager control or external storage

Connectors - Back

HDMI - Admin Connector	HDMI Port for M41h ATP Manager for external 4K UHD TV at Admin HDMI port
USB (2); USB-C (2)	Keyboard / mouse connected to USB ports;
RJ45 E1	For admin control over LAN from computer running M41h ATP Manager
RCA (2)	SPDIF IN for injecting audio; SPDIF OUT for extracting incoming audio
BNC (2)	Trigger IN / OUT for triggering captures
All other connectors	Not used

Physical / Electrical / Admin

Power	100-240 VAC, 50-60 Hz, 200 Watts
Weight	11.15 LBS; 5.057 Kg
Size	Height: 3.44 in. (8.74 cm) Width: 9.57 in. (24.30 cm) Depth: 10.94 in. (27.79 cm)
Rack mountable	2 RU mounts in 19 inch rack with rack mounting brackets (provided)
Command Line Control	Ethernet (RJ-45) for external GUI and telnet
GUI Control	Either through External PC connected over LAN to Ethernet RJ45 or: Keyboard / mouse connected to USB ports; External 4K UHD TV at Admin HDMI port
Environmental	Operating Temp: 32 to 104 (F); 0 to 40 (C)

Ordering - Product Code	Description
00-00258	M41h base System – Includes Video Generation, Basic Analysis, Aux Channel Analyzer
00-00265	M41h base System – Basic Analysis, Aux Channel Analyzer
00-00266	M41h base System – Includes Video Generation, Aux Channel Analyzer
95-00271	M41h upgrade from Basic Analysis (00-00265) to full base system (00-00258)
95-00272	M41h upgrade from Video Generator (00-00266) to full base system (00-00258)
95-00209	M41x rack-mount kit
95-00195	Source Enhanced Functional test – Includes Capture Analysis, Gaming Compliance, DSC Functional testing, HDR10+ and Cable ID Compliance and UHDA Compliance Tests
95-00201	Sink Enhanced Functional test – Includes UHDA Patterns, DSC Functional Test, CEC ITE & Gaming and Cable ID Compliance Tests
95-00230	Passive DDC monitoring in FRL mode (requires custom cable)
95-00204	eARC Tx (Sink) functional test
95-00199	eARC Rx (Source) functional test
95-00196	FRL & DSC Source compliance tests (req's 95-00195)
95-00202	FRL & DSC Sink compliance tests (req's 95-00201)
95-00205	eARC Tx (Sink) compliance tests (required 95-00204)
95-00200	eARC Rx (Source) compliance tests (requires 95-00199)
95-00198	HDCP 2.3 & 1.4 Source compliance (requires 95-00195)
95-00206	HDCP 2.3 & 1.4 Sink compliance (requires 95-00201)
95-00197	TMDS Source compliance tests (requires 95-00195)
95-00203	TMDS Sink compliance tests (requires 95-00201)
95-00207	Sink HDR Tests (Dolby, HDR Lab) (requires 00-00258)
95-00290	CEC 1.4 Compliance Tests (requires 95-00195 or 95-00201)



TELEDYNE LECROY
Everywhere you look™

1-800-909-7211
teledynelecroy.com



Local sales offices are located throughout the world.
Visit our website to find the most convenient location.